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contributions to the state of the art in the verification of component based real-time systems: (1) it
introduces a formal model called component automata that combines new input/output rate
specifications with input/output actions and timed internal actions from the existing interface automata
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Abstract
Component based middleware helps to facilitate software reuse by separating application-specific concerns into
modular components that are shielded from the concerns
of other components and from the common concerns addressed by underlying middleware services. In real-time
systems, concerns such as invocation rates, execution latencies, deadlines, and concurrency semantics cross-cut multiple component and middleware abstractions. Thus, the
verification of these systems must consider features of the
application components (e.g., their execution latencies and
relative invocation rates) and of the supporting middleware
(e.g., concurrency and scheduling) together. However, existing approaches only address a sub-set of the features that
must be modeled in component based real-time systems, and
a new more comprehensive approach is needed.
To address that need, this paper offers three main contributions to the state of the art in the verification of component based real-time systems: (1) it introduces a formal
model called component automata that combines new input/output rate specifications with input/output actions and
timed internal actions from the existing interface automata
and timed automata models respectively; (2) it presents new
component composition operations for single-threaded and
cooperative multi-tasking, in addition to composition under the preemptive multi-tasking semantics assumed by interface automata; and (3) it describes how the composed
component models then can be combined with task location
specifications, a scheduling model, and a communication
delay model, to generate a combined timed automaton representation of the components and middleware that can be
verified by existing timed model checkers.

1. Introduction
To promote the separation of application-specific and
common concerns in real-time systems, new forms of real∗ This research was supported in part by NSF grant CCF-0448562 titled
“CAREER: Time and Event Based System Software Construction.”

time middleware[19, 22] have emerged which typically offer flexible options for timers, threading, remote communication, and other common features, which can be configured
specifically for each application’s needs. Unfortunately, the
very flexibility that allows desirable combinations of component and middleware features to be configured, also may
allow configurations in which deadlocks, race conditions,
missed deadlines, and other concurrency and timing hazards can arise. Furthermore, a middleware configuration
that is suitable for one set of applications may introduce
hazards for a different set of applications. Although the
concerns encapsulated by individual components and middleware services are usually documented by their developers, concerns easily can be overlooked by system integrators
during the component assembly process and as an application grows larger, the increasing number of components
may cause an explosion of possible combinations of configuration options, making manual verification impractical.
Therefore, it is essential to develop automated tools for
verification of these systems. The tools should track the
compatibility of software components, provide valid middleware configuration options, and verify the presence, absence, or possibility of properties such as deadlocks or
the timeliness of required responses. Model checking has
emerged as an important technology for verification of realtime systems in which application and middleware details
must be analyzed together, but no existing model checking
approach is entirely well suited for verification of systems
built with real-time component middleware. Section 2 summarizes work related to the research presented in this paper,
and compares our work to those approaches.
Contributions of this paper: To address the limitations
of existing approaches for verification of systems built using real-time component middleware, this paper offers a formal verification approach that is specifically designed for
those systems. Section 3 provides an overview of the approach along with a brief discussion of the timed automata
model upon which the approach builds. This paper provides
three main contributions to the state of the art in verification of component-based real-time systems: (1) Section 4
introduces a formal model called component automata that
combines new input and output rate relationships with in-

put/output actions and timed internal actions (from the existing interface automata and timed automata models respectively); (2) Section 5 presents new component composition operations for single-threaded and cooperative multitasking, along with composition under the multi-threaded
semantics assumed by interface automata; and (3) Section 6
describes how the composed component models then can
be combined with task location specifications, a scheduling model, and a communication delay model, to generate
a timed automaton representation of the combined components and middleware that can be verified by existing timed
model checkers. Section 7 summarizes these contributions
and offers concluding remarks.

2. Related Work
Component modeling environments: A body of ongoing research has focused on how to ensure the correctness
of component based software systems. Karsai et al. [9]
proposed a model-integrated approach for software development in which formal domain specific models are used
within a software development process.
In Ptolemy [8] actors communicate through interfaces
called ports. The execution of atomic actors is described in
terms of interface automata [6]. The PTIDES [23] approach
includes an executable simulation capability, but unlike our
approach does not support an executable composition with
models lower level middleware components.
DREAM [14] supports model-based schedulability analysis of time and event-driven DRE systems. DREAM offers
a computational model consisting of tasks, timers, event
channels and schedulers. Tasks are triggered either by a
timer or external aperiodic events and tasks communicate
among themselves by means of an event channel. Within
this computational model, DREAM considers the problem
of deciding the schedulability of a given set of tasks with
time and event-driven interactions. By using timed automata models for each of the elements in the computational
model, the schedulability problem is converted [14] into a
reachability problem in the composed model.
Formal models: Model checking is a powerful approach for the automatic verification of finite state concurrent and reactive systems. Generally speaking, a system to
be checked is modeled as a state transition system which
can be converted to finite state automata (e.g. Büchi automata [21]). Traditional model checkers like S [12] and
Bogor [15] do not support explicit modeling of time. In
other words, specifying the relative magnitude of delays between events, which may be critical to verifying correctness
of real-time systems such as aircraft, industrial machinery
and robots, is not directly supported in those tools. Several
approaches have been proposed toward addressing model
checking real-time systems, by modeling time explicitly.

The first approach is discrete time modeling, in which a
global non-decreasing clock is maintained and monotonically incremented [20] [5]. All automata in the system can
read and compare local clocks against the global clock to
calculate the relative delays between two states. The benefit of this approach is that it can be integrated easily with
traditional model checking tools. BIP[2] is an example of
a real-time component modeling framework built on top of
the discrete time model. However, the discrete time model
requires that continuous time be approximated by a fixed
quantum (in advance) which may limit the precision with
which the system is modeled.
The other approach for modeling time is the dense time
model. In this model, times at which events occur are represented as real numbers which increase monotonically without bound. The representative formalization of this model
is called timed automata [1] which we review in the next
section. Although timed automata allow modeling of dense
time, it is not possible to express preemption semantics in
a timed automata model. More specifically, the flow conditions of the variables in a timed automata model must remain constant in all states. In other words, it cannot directly
model and verify the behavior of a system with preemptive
scheduling policies. Hybrid automata [10] constitute another formal model for mixed discrete-continuous systems
where the flow conditions of variables can change among
states. Therefore, it is possible to represent preemption behaviors by setting the flow conditions of certain variables in
some states to zero. One drawback of hybrid automata is
that their verification is generally undecidable except with
some special constraints, and the complexities of those decidable special cases are often NP-hard.
Modeling middleware services: The mapping between
software components and the automata for model checking is also an important topic. One way to model component based applications and their supporting middleware
services is for each software component to be modeled as
an individual automaton and the communications between
components to be represented by channels in various representations supported by modeling checking tools; however, this approach does not fully capture the semantics of
the application when components can be collocated on the
same host. The problem arises in the context of the reactor
or leader/follower patterns [17] that are used in the design
of most middleware service layers (for the sake of memory and CPU efficiency). As described by Subramonian et
al. [18], the use of those patterns coupled with different
configuration options (such as wait-on-reactor or wait-onconnection) in middleware, can affect the safety and liveness properties of a system.
In [18], Subramonian et al. demonstrated techniques that
support middleware modeling in U and the IF toolset.
These techniques map software abstractions directly to

timed automata. For example, inter-process communication (IPC) channels are modeled with a set of read/write
buffers, and read/write operations of the IPC channel model
are directly invoked. Although this approach epitomizes
the actual implementation of software systems, it suffers
from three problems: (1) lack of higher-level abstractions –
model developers must specify the communication in terms
of read/write operations on the IPC channels, which is contrary to the general principle of encapsulation; (2) it contains many details which may not be essential for modeling and model checking at the application level, and thus is
more prone to inflict state space explosion [7]; and (3) every software component is treated as an active object [17]
which creates the potential for mismatches between models and different concurrency implementations and makes
models more difficult to develop and understand.

3. Overview of the Solution Approach

automaton[1] is a finite state Büchi automaton extended
with a set of real-valued variables called clocks. Transitions
between states are guarded by clock constraints which represent timing delays. More formally, let X be a set of clock
variables. The set of clock constraints C(X) is defined as
follows:
• All inequalities of the form x ≺ c or c ≺ x are in C(X),
where ≺ is either < or ≤ and c is a nonnegative rational
number.
• If φ1 and φ2 are in C(X), then φ1 ∧ φ2 is in C(X).
The timed safety automata [11] model simplifies the
timed automata model with location invariants and removes
accepting locations. Formally, A timed safety automaton is
a 6-tuple A = (Σ, S , S 0 , X, I, T ) such that
• Σ is a finite set of alphabets.
• S is a finite set of locations.

As was described in the previous section, there are important limitations of the existing modeling approaches.
Timed automata do not support preemption, interface automata lack a way to specify relative rate relationships between input and output, and model checking with hybrid
automata is generally undecidable. Our approach combines
and extends timed automata and interface automata models with traditional scheduling analysis and enforcement
algorithms [13]. Traditional scheduling analysis requires
task scheduling policies and task periodicity, which are not
present in a timed automata model. We exploit that extra
information to calculate the response time of a given task
(state) in the presence of task preemption. After the response time is obtained, it can be used to define the corresponding timing constraints in a timed automata model.
The major benefit of this approach is that it allows us to
verify the real-time responsiveness of distributed systems
with preemptive scheduling using timed automata models.
Note that a restriction of our approach is that it assumes the
scheduling algorithms used in the systems to be verified can
be analyzed with an established theory.
To realize our system verification approach, we develop
and formalize a new component model that supports the
specification of the required component functional semantics and timing constraints as well as component composition strategies and system scheduling policies. Based on the
new component model, we are developing a prototype tool
to automate the process of converting our new component
model into a timed automata model, after which it is possible to use an existing timed automata model checker such
as U [3] or the IF toolset [4] to verify the correctness
of the model.
We now summarize features of the timed automata
model, upon which our approach builds.
A timed

• S 0 ⊆ S is a set of starting locations.
• X is a set of clocks.
• I : S → C(X) is a mapping from locations to clock
constraints, called location invariants.
• T ⊆ S × Σ × C(X) × 2X × S is a set of transitions. For
any transition t ∈ T , θ s (t) and θd (t) ∈ S represent the
source and destination locations of a transition; δ(t) ∈
C(X), is the time guard which must be satisfied when
the transition is taken; γ(t) ∈ 2X , is a set of clocks that
are reset to zero once the transition is taken.
In the subsequent sections, we extend the timed safety
automata model to accommodate component abstractions
and preemption semantics.

4. Component Automata
To better support modeling and verification of systems
build using real-time component middleware, we have developed a new component automaton abstraction, which extends interface automata [6], for model specification. A
component can be either basic or composite. A basic component consists of rate based input and output actions as
well as a (timed) automaton which describes the behaviors of the component. The input and output actions are
used to specify how a component can interact with its environment or other components. The input actions are used
to model procedures/methods that can be invoked in programming languages, actions on the receiving ends of message transmission channels, or actions at the return location
of a procedure/method invocation. The output actions are

used to model the invocation points of procedures/methods,
the sending ends of message transmission channels as well
as the point of return from a procedure/method invocation.
The input and output actions that represent the return locations and return actions of procedure/method invocations,
are called returned input actions and returning output actions respectively. A component automaton starts with an
input action that receives requests or events at a specified rate from its environment, processes the requests, and
then generates outputs to the environment again at specified rates. Figure 1 shows two examples of components, in
which the transitions that are followed by “!” and “?” represent the output and input actions respectively.

the correlation between input actions more abstractly. In the
rest of this paper, we will use + to denote the relationship
between input and output rates as shown in Figure 1.
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Figure 1. Two example components P and Q
In addition, a new timing constraint called a task constraint is used in our component abstraction. A task constraint consists of a worst case execution time (WCET) and
a priority. The WCET represents the maximum accumulated CPU time that can be spent on a location. In the timed
automaton model, the constraints over clocks do not change
in accordance with automaton composition. This is usually
used to represent certain cases such as timer expiration. On
the other hand, WCET is also a value that can be used to calculate the response time of a state for preemptive scheduling algorithms, which we consider in Section 6.2. In Figure
1, the WCET is shown beside location p1 . The priority in
a task constraint is an integer that indicates the scheduling
preferences among tasks. A location with a task constraint
is a task location; otherwise, it is a non-task location.
To enable scheduling analysis of components, it is also
necessary to establish the relationship between the rates of
input and output actions, which is a novel contribution of
this work. For example, we may specify that the output rate
of action a2 for component Q in Figure 1 is half of the input
rate of action a3 . There are two reasons to specify the rate
relationship explicitly. First, the rate of an output action
may depend on the values of certain data variables which
may not be relevant to the rest of the model. Using the
explicit rate specification can reduce the complexity of the
model. Second, it allows us to express relationships such as

• KP ⊂ Q+ ×Q+ : is a set of task constraints with WCETs
and priorities, where Q+ is the set of non-negative rational numbers. .
• ωP : S P → KP is a mapping from locations to task
constraints.
H

AP
• T P ⊆ (S P × AIO
× C(XP ) × 2XP × S P ) is a set of
P ×2
transitions.

• fP : AOP → F (AIP ) is a function from the input actions
to output rate relations.
For brevity of notation, we will use ω to represent the
function from a location to its task constraint in a component; that is, if s ∈ S P , then ω(s) = ωP (s). If a location s is
a non-task location then ω(s) = ∅. The disjunction operator
∨ for task constraints is defined as



∅
if ω(s1 ) = ω(s2 ) = ∅,






if ω(s1 ) , ∅ and ω(s2 ) = ∅,
ω(s1 )
ω(s1 ) ∨ ω(s2 ) = 


ω(s2 )
if ω(s1 ) = ∅ and ω(s2 ) , ∅,





undefined if ω(s1 ) , ∅ and ω(s2 ) , ∅.
Given a set of input actions AIP , the set of output rate
relations F (AIP ) is defined as follows :
• For all x ∈ R, x ∈ F (AIP ).
• For all x ∈ AIP , x ∈ F (AIP ).
• For all x, y ∈ F (AIP ), the expressions x + y, x × y,
min(x, y) and max(x, y) are all elements of F (AIP ).

For the convenience of future discussion, we also define
the following functions which retrieve certain attributes of
a transition τ in a component:
• θ(τ) maps to a tuple (s, s0 ) where s and s0 are the source
and destination locations of the transition τ respectively,
• α(τ) maps to the input or output action that is associated with the transition t, and
• β(τ) maps to the set of internal actions that are associated with the transition t.

I
• fR : AO
R → F (AR ).

If a is an output action of both P and R, then the value
of fR (a) is fP (a) with all internalized actions of R being
recursively substituted with the values from fQ until no
internalized actions of R are in the formula. Similarly,
if a is an output action of both Q and R, then the value
of fR (a) is fQ (a) with all internalized actions of R being
recursively substituted with the values from fP until no
internalized actions of R are in the formula.

5.1. Parallel Composition

Given two components P and Q, the internalized actions,
denoted as IntA(P, Q), refer to the matching external actions
between P and Q, i.e, IntA(P, Q) = (AIP ∩AOQ )∪(AOP ∩AIQ ).
p0 q0

O
O
• ARI = (AIP ∪ AIQ ) − IntA(P, Q), AO
R = (AP ∪ AQ ) −
H
IntA(P, Q) and ARH = AH
P ∪ AQ ∪ IntA(P, Q),

• S R = S P × S Q,
•

s0R

=

s0P

×

s0Q ,

• XR = XP ∪ XQ ,
• IR : S R → C(XR ), where IR (sP × sQ ) = IP (sP ) ∧ IQ (sQ ),
• KR = KP ∪ KQ .
• ωR : S R → KR is a mapping from locations to task
constraints that is defined in each composition scheme.
ARIO

ARH

XR

• T R ⊆ (S R ×
× 2 × C(XR ) × 2 × S R ) is subject
to the composition rules for each composition scheme.

ra4

ra3 !

5. Component Composition
A composite component is constructed from subcomponents using a specified component composition scheme.
There are three different composition schemes in our approach: parallel, atomic, monitor. Each of these schemes
corresponds to a form of concurrency commonly provided
by real-time component middleware: multithreaded, single threaded and cooperative multitasking respectively. The
parallel composition approach is derived from the interface
automata approach. The atomic and monitor composition
approaches are novel contributions of our work. The parallel composition scheme cannot be used directly on a component with task locations. Section 6 discusses how to convert
a component with task locations into one without them.
Formally, a composite component is defined as follows:
given components P and Q, the composition of P and Q
(denoted by P ⊗ Q, P Q and P ⊕ Q for parallel, atomic
and monitor composition respectively) is a component R =
0
H
(ARI , AO
R , AR , S R , sR , XR , IR , KR , ωR , T R , fR ) where
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Figure 2. The composite component P ⊗ Q
The parallel composition scheme is used to describe a
system in which the composed components run concurrently, though the components to be composed may synchronize at the points where there are matches between the
input and output actions. Figure 2 shows the parallel composition of the two components in Figure 1. In this subsection, we will only describe the case where components
P and Q do not contain task constraints. We will discuss
the case with task constraints in Section 6. The rules for
parallel composition are defined as follows:
1. For any transition τ, where θ(τ) = (sP sQ , s0P s0Q ), sP ,
s0P and sQ , s0Q , τ is a transition of R if and only if there
exists a transition τP ∈ T P where θ(τP ) = (sP , s0P ) and
a transition τQ ∈ T Q where θ(τQ ) = (sQ , s0Q ) such that
α(τP ) = α(τQ ) ∈ IntA(P, Q). The guard expression of
τ is the conjunction of those of τP and τQ . The clock
resets of τ are in the union of those of τP and τQ . The
external actions of τ, α(τ) = ∅. The internal actions of
τ, β(τ) = β(τP ) ∪ β(τQ ) ∪ {α(τP )}.
2. For any transition τ, where θ(τ) = (sP sQ , s0P sQ ), τ is
a transition of R if and only if there exists a transition τP ∈ T P where α(τP ) < IntA(P, Q) and θ(τP ) =

(sP , s0P ). The actions, guard expression and clock resets of τ are the same as with τP .
3. For any transition τ, where θ(τ) = (sP sQ , sP s0Q ), τ is
a transition of R if and only if there exists a transition τQ ∈ T Q where α(τQ ) < IntA(P, Q) and θ(τQ ) =
(sQ , s0Q ). The actions, guard expression and clock resets of τ are the same as with τQ .
Rule 1 describes the synchronization between subcomponents when matches exist between input and output actions, as the actions a2 and ra2 shown in Figure 2. Rules
2 and 3 are a symmetric duo that describes the interleaving
of actions other than those synchronization points described
in rule 1. Since all component compositions are symmetric,
only one of the symmetric rules for other compositions will
be presented for the rest of this section.

a3 ?

p0 q1

a2

a3

p3 q2

ra2

p0 q3

ra4

a4 !
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• there exists a transition τQ ∈ T Q and α(τQ ) <
IntA(P, Q) such that θ(τQ ) = (sQ , s0Q );
• sP is not a task location, i.e. ω(sP ) = ∅;

Like parallel composition, rule 1 of atomic composition
refers to the synchronization of input and output actions between subcomponents. However, the constraint that only
one of the locations sP and sQ can be a task location ensures no preemption exists in atomic composition. Rule 2
enforces that transitions from different subcomponents cannot be enabled at the same time except in the initial state.

p1 q0

p2 q0

ra1 + a1

2. For any transition τ, where θ(τ) = (sP sQ , sP s0Q ), τ is a
transition of R if and only if the following conditions
hold:

Furthermore, the actions, guard expression and clock
resets of τ are the same as those of τQ .

a1 ?
ra1 !

The guard expression for τ is the conjunction of those
of τP and τQ . The clock resets of τ are in the union of
those of τP and τQ . The external actions of τ, α(τ) = ∅.
The internal actions of τ, β(τ) = β(τP )∪β(τQ )∪{α(τP )}.
The task constraint of sP sQ , ω(sP sQ ), is ω(sP ) ∨ ω(sQ );
similarly, ω(s0P s0Q ) = ω(s0P ) ∨ ω(s0Q ).

– sP = s0P ,
– there exists a transition τr ∈ T R , such that

0
00
α(τr ) ∈ IntA(P, Q) and θ(τr ) = sP sQ , sP sQ ,
– there exists a transition τr ∈ T R , such that

00
α(τr ) < IntA(P, Q) and θ(τr ) = sP sQ , sP sQ .

ra3 !
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• s0P and s0P are not both task locations.

• and one of the following conditions holds:

5.2. Atomic Composition
a1

• sP and sQ are not both task locations,

ra3 + ra4

a4 + 0.5a3

5.3. Monitor Composition
Figure 3. The composite component P

Q

Atomic composition is used to describe a system where
only one subcomponent can be executed at a time, with no
arbitrary interleaving between the executions of subcomponents. The interleaving can only occur when the output actions of one subcomponent match the input actions of the
other subcomponents. Figure 3 shows the result of atomic
composition of the two components from Figure 1 in Section 4. The rules for atomic composition are defined as follows.
1. For any transition τ, where θ(τ) = (sP sQ , s0P s0Q ), sP ,
s0P and sQ , s0Q , τ is a transition of R if and only if the
following conditions hold.
• there exists a transition τP ∈ T P where θ(τP ) =
(sP , s0P ) and a transition τQ ∈ T Q where θ(τQ ) =
(sQ , s0Q ) such that α(τP ) = α(τQ ) ∈ IntA(P, Q),

Monitor composition is used to express composition
where components cooperatively share a single thread. In
atomic composition, another request cannot be processed
until the current one is done; however, monitor composition allows a composite component to enable an input action from one subcomponent while it is blocked on an input action from another subcomponent. For example, there
exists only one execution path from (p0 q0 ) and (p0 q1 ) in
Figure 3 before it returns to (p0 q0 ), while the path diverges
from (p0 q4 ) in Figure 4. Notice that the divergence exists
only because the transition between (p0 q4 ) to (p0 q5 ) is an
input action from subcomponent Q which is different from
the subcomponent P that provides the input action in the
transition between (p0 q4 ) to (p1 q4 ).
Formally, the monitor composition rules are the same as
those for atomic composition except for the addition of an
extra condition in the third bullet of rule 2:

a3

a1

ra4

ra3 !
p0 q0

a3 ?

p0 q1

a2

p3 q2

ra2

p0 q3

a4 !

a1 ?
ra1 !

ra4 ?
p0 q4
p0 q5
a1 ?

p1 q0

ra1 !

p2 q0

p1 q4

p2 q4

ra1 + a1

ra3 + ra4

tasks T 1 and T 2 are running without any other preempted
tasks in the scheduler, and L2,1 represents the state where
T 1 preempts T 2 before T 2 finishes.
However, there are two problems with the model shown
in Figure 5. First, the model contains a deadlock, when t2 >
7 in L2 and then transition to L2,1 . If task T 1 spends exactly
1 time units to finish, no valid transition exists because of
the invariant of L2 : at that point, t2 would be greater than
8 already and hence the transition from L2,1 to L2 won’t be
valid. Second, it is not semantically correct for T 2 to stay in
L2 for more than 5 time units without transitioning to L2,1 .

execution time
period
response time
preemption overhead

a4 + 0.5a3

Figure 4. The composite component P ⊕ Q
– sQ = s0Q and there exists a transition τR ∈ T R such that
θ(τR ) = (sP sQ , s0P sQ ) and both α(τ) and α(τR ) are input
actions.

T1
5
20
8
3

T2
1
3
1
0

Table 1. The parameters of T 1 and T 2

t2 := 0
All the composition relations are symmetric (i.e., P # Q
is equivalent to Q # P, where # can be either , ⊕ or
⊗). Moreover, the atomic and monitor composition relations must be nested inside parallel composition relations.
For example, P ⊗ (Q R) is legal while P (Q ⊗ R) is
not. Atomic and monitor compositions, which are designed
to model component composition under single threaded and
cooperative multitasking, must be used before parallel composition, which is designed to model multi-threaded composition.

L2
t2 ≤ 8
t2 ≤ 8

t1 ≤ 1

t1 ≤ 1

L1
t1 ≤ 1

6. Conversion to Timed Automata
The timed automata model does not support the modeling of preemptive systems with the specification of the
maximum execution time of certain locations. The problem
stems from the fact that clocks in timed automata can only
progress uniformly in all locations; however, maximum execution time for a location represents the concept that time
only progresses in the designated location and it should stop
progressing when preemption occurs. To avoid this problem, we use response times instead of maximum execution
times for model verification. However, response times generally are not available during model specification, and must
be derived from the specific scheduling algorithm. For example, Table 1 shows two periodic tasks T 1 and T 2 and their
expected response times when the Rate Monotonic Scheduling algorithm is used. Figure 5 shows a timed automata
model of the scenario where the maximum execution time
of T 2 is replaced by its respective response time. Note that
the locations directlyL1 and L2 represent the states where

t1 := 0

t1 := 0
L2,1
t1 ≤ 1

Figure 5. Timed Automata Model of T 1 and T 2
with response time transformation

6.1.

Response Time with
Counting Mechanism

Preemption

One remedy to the deadlock problem is to add a guard
t1 <= 7 with the transition from L2 to L2,1 . However, this
doesn’t solve the second problem mentioned above where
the model allows a task to stay in a location longer than the
designated maximum execution time. Without resorting to
the hybrid automata model, an extra mechanism is needed
to count the number of times that a task can be preempted by
other tasks before its completion. In the example shown in
Table 1, if Rate Monotonic Scheduling is used, T 2 can only
be preempted by T 1 at most 3 times. Therefore, an integer

C2,1 for counting the number of preemption is added into
the model as shown in Figure 6.

This guard ensures that the number of times that T j is executed before T i completes cannot exceed what is allowed
by the specified rate of T j .

C2,1 := 0
t2 := 0

6.2. Node Abstraction

L2
t2 ≤ 5 + C2,1

a

&
C2,1 <

t2 ≤ 5 + C2,1

t1 ≤ 1
L1
t1 ≤ 1

P0 [2]

rb!
[2]

ra + a

rd
[1]

c?

X & ri '
ri = ei +
ek .
pk
k∈J(i)
Our transformationlutilizes
the response time formula and
m
replaces the terms prik with discrete counters Ci,k . These
counters encode the number of times that T i is preempted
by T k directly or indirectly. Therefore, the time ti which the
task T i spends before completion
is subject
the constraint
h
l max(tto) mi
P
i
ti ≤ ei + k∈J(i) Ci,k ek , Ci,k ∈ 0, 1, · · · , pk
and max(ti )
is the upper bound of ti . This constraint can be used as the
invariant of the task location representing T i and the guard
for the transition that represents the termination of T i . In
addition, ti and Ci, j where j ∈ [0, · · · , i − 1] are reset to zero
when the task T i starts, and the counter Ci, j is incremented
when the task T i is directly or indirectly preempted by another task j. However, the upper bound of Ci, j cannot be
calculated directly from the formula because it depends on
the upper bound of ti and is a recursive formula. Therefore,
we use the following formula to guard the transitions for
which Ci, j is incremented.
&
Ci, j <

ei +

P

k∈J(i) C i,k ek

pj

+ ej

'

a!

P1

ra!

c

To be more specific, given a set of n tasks { T i | 0 ≤ i < n}
in a node, we define J(i) to be the set of indexes of the tasks
which have higher priority than T i does. If the worst case
execution time and periodicity of T i are ei and pi respectively, then the response time ri of task T i can be calculated
using the following formula.

[3]

b?

L2,1
t1 ≤ 1

Figure 6. Timed Automata Model of T 1 and T 2
with Counting Mechanism

ra

b

a?

t1 := 0
C2,1 + +

t1 ≤ 1

t1 := 0

6 + C2,1
3

'

rc!
[1]

rc + rd

rb + ra

a+b

d

ra
[1]

d?
d!

P2

ra?

rd!
[1]

rd?
c+d

a!

P3
ra?

rd + ra

a+d

Figure 7. Example Components.
A node defines the boundary of a (composite) component which can be scheduled by a single processor scheduling algorithm. Given the components shown in Figure 7, we
define the node N1 to be P0 ⊗ P2 ⊗ (P0 P1 ). If the input actions a, b, c are periodic with frequencies 0.05 Hz, 0.02 Hz
and 0.1 Hz respectively, the needed CPU utilization bound
of N1 can be easily obtained. In this case, the utilization
would be 0.44, which means the node is schedulable under
the Rate Monotonic Scheduling algorithm.
ra

rc

rb

t = 20/a!//

t = 50/b!//

t = 20/c!//

P4

P5

P6

/ra?/t := 0/

/rb?/t := 0/

/rc?/t := 0/

a + 0.05

b + 0.02

c + 0.05

Figure 8. Example Stimulus Components.
Since a node represents a physical scheduling boundary, in addition, the atomic and monitor composition are
solely used for single threaded composition. Only parallel
composition can be used between components of different
nodes. For convenience, brackets will be used to denote

the boundary of a node. Taking the composite component
[P0 ⊗ P2 ⊗ (P0 P1 )] ⊗ [P3 ] as an example, it contains two
nodes P0 ⊗ P2 ⊗ (P0 P1 ) and P3 .
Similar to interface automata, a component is open when
it contains external actions; otherwise, it is closed. For the
components in Figures 7 and 8, the composite component
[P0 ⊗ P2 ⊗ (P0 P1 ) ⊗ P0 ] ⊗ [P3 ] ⊗ [P4 ⊗ P5 ⊗ P6 ] is closed
because all actions are internalized after composition.
Consider for example the node N ≡ [P0 ⊗ P2 ⊗ (P0
P1 ) ⊗ P0 ] and the composite component M ≡ N ⊗ [P3 ] ⊗
[P4 ⊗ P5 ⊗ P6 ]. To analyze the responsiveness of a fixed
priority system, a composite component in the system has
to be closed because only closed systems have enough information about the required input rates of the tasks in each
node. The number of tasks in each node is the number of
task locations in the node. The composite component N has
7 tasks: two from P0 , two from P2 and three from (P1 P0 ).
Given the output action rate relations for the components in
Figure 7, it is possible to derive the input rates of all the
actions in N of M. For example, the input action “b?” of
P1 P0 matches the output action “b!” of P5 ; therefore the
input rate of b in P1 P0 is the same with the output rate of
b in P5 , which is 0.02 Hz. Similarly, the input rates of “a?”
in the two instances of P0 in node N and “c?” in P2 in node
N are 0.05 Hz.

6.3. Task Location Conversion
Given a node which is composed of components with
task locations, we define J(i) to be the set of indexes of the
task locations which have higher priority than a task location si in the node, i.e. ,
n 
o


J(i) = j 
∀ j, where s has higher priority than s .
j

i

E(i) represents the maximum time that can be spent on the
location si when it is directly or indirectly preempted by sk
(k ∈ J(i)) for exactly Ci,k time; to be more precise,
X
E(i) = ei +
Ci,k ek .
k∈J(i)

Before the components with task locations in a node can be
composed using the rules in Section 5, the following transformation must be performed for each component:
• Identify all the task locations (tasks) in the node and
sort them according their respective priorities.
• For each task locationnsi , add
a unique clock variable
ti
o




and a set of counters Ci, j Ci, j ∈ N, ∀ j ∈ J(i) in si ’s
respective component to represent the time spent on
the location si .
• For each transition whose destination location is a task
location
si , add a clock
n
o reset ti := 0 and counter resets


Ci, j := 0
 ∀ j ∈ J(i) .

• For each task location si , add an invariant ti ≤ E(i).
• For each transition whose source location is a task location si , add a transition guard ti ≤ E(i).
After the transformation of individual components, parallel composition within a node can be done with the rules
described in section 5.1 with the addition of following rule:
4. For any transition τ, where θ(τ) = (si s j , si , s0j ), in addition, both si and s j are task locations; then τ is a
transition of R if and only if the priority of s j is higher
than that
 of si . The guard of τ is the conjunction of
E(i)+e

j
and the guards of τi and τ j . The actions
Ci, j <
Pj
of τ are the union of the actions of τ j and Ci, j + +.

No task constraint will remain after the above transformation and composition; therefore, we can directly use the
rules in section 5.1 for the composition between nodes.

6.4. Modeling Communication Delays
Besides composition schemes, timing constraints can be
added to internalized actions during component compositions. This is a unified way to specify the timing delay between component communications. The timing constraints,
referred to as composition constraints, include a set of clock
variables X 0 to be referred to as composition resets and a
set of clock constraints C(X 0 ) to be referred to as composition guards. Composition constraints may be directed for
representing asymmetric communication overhead. For example, the composite component P0 P1 from Figure 7
has two internalized actions a and ra operating in opposite
directions. Thus we can use one set of composition constraints for a and another set for ra. With the previously
mentioned composition schemes and the transformation of
task locations, it is possible to express a variety of middleware communication and concurrency constructs rigorously
and easily. Other than the wait-on-connection and wait-onreactor communication strategies modeled by atomic and
monitor composition schemes, the ACE thread pool reactor framework [16] can be modeled as parallel compositions of multiple instances of the same component automaton. Asynchronous communication channels between components can be modeled as components which provide message queue automata to be composed with event sources and
sinks using the parallel composition scheme.

7. Conclusions
Real-time component based middleware helps to hide
complexities from software developers; however, those hidden complexities may have an impact on the properties of

a system. These issues may be very hard to detect by developers. Significant research has been conducted to apply
model checking to ease the development, assembly and verification of software systems. However, the resulting approaches do not adequately support verification of important real-time aspects of real-time component middlewarebased systems.
The purpose of the research described in this paper is
to provide a formal foundation for developing tools that
can automatically verify properties of real-time component
based systems. Our approach to modeling integrates and
extends three different technologies: timed automata, interface automata and traditional schedulability analysis. Based
on this research we are currently building a prototype tool
for verification of real-time component based systems.
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